Browsing by Subject "Yield-aware placement"
Now showing items 1-1 of 1
[2008-07-09] Semiconductor yield analysis and prediction using a stochastic layout sensitivity model Spot defects represent the main challenge for enhancement of semiconductor manufacturing yield. As a result, the yield of modern integrated circuits is associated with the layout sensitivity to defects. The term “layout ...